

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/708,805	03/26/2004	GENG-LIN CHEN	12264-US-PA	2804
31561 JIANQ CHYU	7590 10/23/200 N INTELLECTUAL P	EXAMINER		
7 FLOOR-1, N			STIGLIC,	RYAN M
TAIPEI, 100	ROAD, SECTION 2		ART UNIT	PAPER NUMBER
TAIWAN			2111	
	,			
	8	NOTIFICATION DATE	DELIVERY MODE	
			10/23/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USA@JCIPGROUP.COM.TW

				mN
		Application No.	Applicant(s)	
		10/708,805	CHEN ET AL.	
Office Action Sui	nmary	Examiner	Art Unit	
		Ryan M. Stiglic	2111	
The MAILING DATE of the Period for Reply	nis communication ap	pears on the cover sheet w	with the correspondence add	dress
A SHORTENED STATUTORY WHICHEVER IS LONGER, FR - Extensions of time may be available under after SIX (6) MONTHS from the mailing of - If NO period for reply is specified above, - Failure to reply within the set or extended Any reply received by the Office later that earned patent term adjustment. See 37 (6)	ROM THE MAILING D er the provisions of 37 CFR 1. date of this communication. the maximum statutory period d period for reply will, by statut in three months after the mailir	DATE OF THIS COMMUN 136(a). In no event, however, may a will apply and will expire SIX (6) MO te, cause the application to become	IICATION. a reply be timely filed DNTHS from the mailing date of this co ABANDONED (35 U.S.C. § 133).	
Status		•		
1) Responsive to communic	cation(s) filed on 10 °	Sentember 2007		
2a) ☐ This action is FINAL .	• • • • • • • • • • • • • • • • • • • •	s action is non-final.		
3) Since this application is i	<i>,</i> —		atters, prosecution as to the	merits is
•		Ex parte Quayle, 1935 C.	•	
Disposition of Claims			•	
4)⊠ Claim(s) <u>1-20</u> is/are pend	ding in the application	n.		
4a) Of the above claim(s)) is/are withdra	awn from consideration.		
5) Claim(s) is/are all	owed.			
6)⊠ Claim(s) <u>1-20</u> is/are reject	cted.			
7) Claim(s) is/are ob	jected to.			
8) Claim(s) are subject	ect to restriction and/	or election requirement.	•	
Application Papers				
9) The specification is object	ted to by the Examin	er.		
10)⊠ The drawing(s) filed on 2	8 March 2004 is/are:	a)⊠ accepted or b)□ o	bjected to by the Examiner	
• • • • • • • • • • • • • • • • • • • •		e drawing(s) be held in abey	·	
Replacement drawing shee	et(s) including the corre	ction is required if the drawir	ng(s) is objected to. See 37 CF	R 1.121(d).
11)☐ The oath or declaration is	s objected to by the E	Examiner. Note the attach	ed Office Action or form PT	O-152.
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made	e of a claim for foreig	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a)⊠ All b)□ Some * c)□	_			
1.⊠ Certified copies of		nts have been received.		
<u>=</u>	•	nts have been received in	Application No.	
•	•		en received in this National	Stage
·		au (PCT Rule 17.2(a)).		490
* See the attached detailed		, , , , , , , , , , , , , , , , , , , ,	ot received.	
2 2 2 3.12 2.1.2.3.1.2.2 2.3.1.3.1			,	
Attachment(s)				
1) Notice of References Cited (PTO-89	12)	4) 🗍 Intension	v Summary (PTO-413)	
2) Notice of Praftsperson's Patent Drav		Paper N	o(s)/Mail Date	
3) Information Disclosure Statement(s) Paper No(s)/Mail Date		5) ☐ Notice o 6) ☐ Other: _	f Informal Patent Application	

1. Claims 1-20 are pending and have been examined.

published on June 1, 2005 as Publication No. 1622115.

2. Claims 1-20 are rejected.

Priority

3. Applicant is advised of possible benefits under 35 U.S.C. 119(a)-(d), wherein an application for patent filed in the United States may be entitled to the benefit of the filing date of a prior application filed in a foreign country. It appears applicant may be entitled to the benefit of foreign priority to Chinese Application 200310115292 filed November 27, 2003 and

Response to Arguments

4. Applicant's arguments filed September 10, 2007 have been fully considered but they are not persuasive. The amendments to the instant claims fail to further narrow the scope of the instant claims because they include subject matter that applicant did not have possession of at the time of filling. The amendments referring to "accessing at least a first device and a second device in parallel" is not enabled by the originally filed specification and thus amounts to new matter. The specification makes it explicitly clear (see paragraphs [0025,0027,0029]) that "(I)t should be noted that only one of the devices could use the shared bus 360 at any one time" [0027]. Since the amendments to the instant claims fail to further narrow the *metes and bounds* of the subject matter claimed, the previous rejection of record is maintained and provided below.

Art Unit: 2111

Response to Amendment

5. The amendment filed September 10, 2007 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: accessing a first device and a second device in parallel.

Applicant is required to cancel the new matter in the reply to this Office Action.

Requirement for Information

6. Applicant and the assignee of this application are required under 37 CFR 1.105 to provide the following information that the examiner has determined is reasonably necessary to the examination of this application.

In response to this requirement, please provide copies of the publication entitled "The simplification and making of reliable one-to-multiple access system - with the capability of reducing pin number of the device and miniaturizing device volume", Taiwanese Publication No. 546567 and Application No. 2002-0103372, which describe subject matter that is relevant to the examiner's consideration of the instant claims and is assigned to, or owned by, the assignee of the instant application. Should the Applicant have an English translation of the aforementioned document, submission of that translation is respectfully requested.

Art Unit: 2111

Claim Rejections - 35 USC § 112

7. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

8. Claims 1-20 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. As noted above, the originally filed specification does not provide adequate enablement for accessing a first and second device in parallel.

Claim Rejections - 35 USC § 102

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 10. Claims 1,4-6, 12-17 and 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Greeff et al. (US Patent Application Publication No. 2002/0083255).

For claim 1 Greeff discloses:

A system for accessing at least a first device (Fig. 1+, item 24) and a second device (Fig. 1+, item 26), the system comprising:

a single shared bus, coupled to the first device (Fig. 1+, item 28a);

a bus isolator (Fig. 2, item 39), coupled to the shared bus and the second device for

isolating the second device from the single shared bus or connecting the second device to

the single shared bus ([0036]); and

a control apparatus (Fig. 1+, item 31) coupled to the single shared bus so that the bus

isolator isolates the second device from the single shared bus when the control apparatus

needs to access the first device and the bus isolator connects the second device with the

single shared bus when the control apparatus needs to access the second device ([0036;

0040-0044]).

For claim 4 Greeff discloses:

The system of claim 1, wherein the second device comprises a memory card compatible device

(The memory devices may be printed on printed circuit boards thus representing a memory card

[0052]).

For claims 5 and 14 Greeff discloses:

The system of claim 4, wherein the memory card compatible device is either a memory card

(The memory devices may be printed on printed circuit boards thus representing a memory card

[0052]) or a card reader.

For claim 6 Greeff discloses:

The system of claim 1, wherein the first device comprises a memory device ([0031])

For claim 12 Greeff discloses:

A system using a single bus for accessing a plurality of devices, comprising:

• a memory unit (Fig. 1+, item 24; [0031]);

• a memory card compatible device (Fig. 1+, item 26; [0031,0052]);

• a shared bus (Fig. 1+, item 28a), coupled to the memory unit; and

• a control apparatus (Fig. 1+, item 31) coupled to the shared bus such that the control apparatus controls the shared bus to connect with a circuit internally linked to the memory unit when the control apparatus needs to access the memory unit and the control apparatus controls the shared bus to connect with a circuit internally linked to the memory card compatible device when the control apparatus needs to access the memory card compatible device ([0036; 0040-0044]).

For claim 13 Greeff discloses:

The system of claim 12, wherein a pre-defined isolation period must pass before the control apparatus is permitted to access the second device through the shared bus (The invention of Greeff relates to switches that "are configured to connect those segments required for communication between currently select data input/output devices, e.g. memory modules, and disconnecting the remaining segments [0009]." Therefore in order for a second device to transfer data across the shared bus it must wait for the "pre-defined isolation period" [referring to

the period of time the second device is isolated while a first device is transmitting data] to expire before it transmits its data.)

For claim 15 Greeff discloses:

The system of claim 12, wherein the memory unit comprises read-only memory ([0072]).

For claim 16 Greeff discloses:

A system using a single bus for accessing a plurality of devices, comprising:

• a first device (Fig. 1+, item 24);

- a second device (Fig. 1+, item 26);
- a shared bus, coupled to the first device (Fig. 1+, item 28a);
- a bus isolator (Fig. 2, item 39), coupled to the shared bus and the second device for isolating the second device from the shared bus or connecting the second device to the shared bus ([0036]); and
- a control apparatus (Fig. 1+, item 31) coupled to the shared bus so that the bus isolator isolates the second device from the shared bus when the control apparatus needs to access the first device and the bus isolator connects the second device with the shared bus when the control apparatus needs to access the second device, wherein the bus isolator is controlled by the control apparatus to isolate the first device and the second device from the shared bus in consideration of signaling demand for data transmission to prevent any data error resulting from a mutual interference of the signal transmission between the first device and the second device ([0036; 0040-0044]; Likewise Greeff discloses the ability to

Art Unit: 2111

use isolation devices to completely isolate all devices not required for communication

(see figures 12-15 and 17 where bus isolator isolate the components of a first/second

device from the bus simply connect the bus segments to create a true point-to-point bus

[0062-0069]).

For claim 17 Greeff discloses:

The system of claim 16, wherein a triggering signal is transmitted to the bus isolator for

performing the isolation ([0050]).

For claim 19 Greeff discloses:

The system of claim 16, wherein a pre-defined isolation period is expired when the bus

exchanger is permitted to switch the first device of the second device for authority for the shared

bus (The invention of Greeff relates to switches that "are configured to connect those segments

required for communication between currently select data input/output devices, e.g. memory

modules, and disconnecting the remaining segments [0009]." Therefore in order for a second

device to transfer data across the shared bus it must wait for the "pre-defined isolation period"

[referring to the period of time the second device is isolated while a first device is transmitting

data] to expire before it transmits its data.).

For claim 19 Greeff discloses:

The system of claim 1 further comprising a first bus connecting the control apparatus and the first device for controlling the first device and a second bus connecting the control apparatus and the second device for controlling the second device (Fig. 2, 135; Address/control bus 135 connects the control apparatus to the first and second devices in order to control (allow access for example) said devices. [0043])

Claim Rejections - 35 USC § 103

- 11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 12. Claims 2-3 and 7-11 rejected under 35 U.S.C. 103(a) as being unpatentable over Greeff et al. (US Patent Application Publication No. 2002/0083255).

For claim 2 Greeff teaches:

The system of claim 1, wherein the control apparatus further comprises:

• a bus exchanger, coupled to the single shared bus for switching the authority for the single shared bus between different devices (The memory controller 31 must include an interface [shown generally as 30] that passes the signals from the controller to the I/O or memory devices. "Each integrated interface circuit 30 permits data exchange between the segmented data bus 28 and another pathway [0031]." Therefore, since the interface 30 of the memory controller 31 must pass the "memory system command and address bus 135

[0043]" to the I/O or memory devices 24/26 the limitation of a bus exchanger, coupled to the shared bus for switching the authority for the shared bus between different devices is functionally equivalent to the interface 30 of the memory controller 31.); and

• a bus arbitrator, coupled to the bus exchanger so that the bus arbitrator controls the bus exchanger to connect the single shared bus with a circuit internally linked to the first device when the control apparatus needs to access the first device and the bus arbitrator controls the bus exchanger to connect the single shared bus with a circuit internally linked to the second device when the control apparatus needs to access the second device (While not explicitly disclosed in the specification/drawings of Greeff, the memory controller 31 inherently comprises internal circuit necessary to initiate a WRITE or READ [0053] across the shared bus 28. As part of a transaction across the bus 28 the memory controller *must* control the operation of isolation devices 39 in order to facilitate data transfer to a destination device 24/26 [0043]. Therefore the internal circuitry of the memory controller 31 is functionally equivalent to the bus arbitrator of the instant application because the internal circuitry of the memory controller instructs the interface device to transmit control signals to devices in order to facilitate data movement.).

For claims 3 and 8 Greeff teaches:

The system of claim 2, wherein a pre-defined isolation period must pass before the bus exchanger is permitted to switch the device for authority for the single shared bus (The invention of Greeff relates to switches that "are configured to connect those segments required for communication between currently select data input/output devices, e.g. memory modules, and

Art Unit: 2111

disconnecting the remaining segments [0009]." Therefore in order for a second device to transfer data across the shared bus it must wait for the "pre-defined isolation period" [referring to the period of time the second device is isolated while a first device is transmitting data] to expire before it transmits its data.).

For claim 7 Greeff teaches:

A control apparatus (Fig. 1+, item 31) for accessing a plurality of devices (Fig. 1+, items 24/26) through a single bus (Fig. 1+, item 28), the control apparatus connects to a first device through a shared bus (Fig. 1+, item 28a) and the control apparatus also connects to a second device through the shared bus and a bus isolator (Fig. 2, item 39; [0036]), the control apparatus comprising:

- a bus exchanger, coupled to the shared bus for switching the authority of device for the shared bus (The memory controller 31 must include an interface [shown generally as 30] that passes the signals from the controller to the I/O or memory devices. "Each integrated interface circuit 30 permits data exchange between the segmented data bus 28 and another pathway [0031]." Therefore, since the interface 30 of the memory controller 31 must pass the "memory system command and address bus 135 [0043]" to the I/O or memory devices 24/26 the limitation of a bus exchanger, coupled to the shared bus for switching the authority for the shared bus between different devices is functionally equivalent to the interface 30 of the memory controller 31.); and
- a bus arbitrator coupled to the bus exchanger such that the bus arbitrator controls the bus exchanger to connect with a circuit internally linked to the first device and to activate the

bus isolator to isolate the second device from the shared bus when the control apparatus needs to access the first device and the bus arbitrator controls the bus exchanger to connect with a circuit internally linked related to the second device when the control apparatus needs to access the first device (While not explicitly disclosed in the specification/drawings of Greeff, the memory controller 31 inherently comprises internal circuit necessary to initiate a WRITE or READ [0053] across the shared bus 28. As part of a transaction across the bus 28 the memory controller *must* control the operation of isolation devices 39 in order to facilitate data transfer to a destination device 24/26 [0043]. Therefore the internal circuitry of the memory controller 31 is functionally equivalent to the bus arbitrator of the instant application because the internal circuitry of the memory controller instructs the interface device to transmit control signals to devices in order to facilitate data movement.).

For claim 9 Greeff teaches:

The control apparatus of claim 7, wherein the second device comprises a memory card compatible device (The memory devices may be printed on printed circuit boards thus representing a memory card [0052]).

For claim 10 Greeff teaches:

The control apparatus of claim 7, wherein the memory card compatible device is either a memory card (The memory devices may be printed on printed circuit boards thus representing a memory card [0052]) or a card reader.

Art Unit: 2111

For claim 11 Greeff teaches:

The control apparatus of claim 7, wherein the first device comprises a memory unit ([0031]).

13. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Greeff et al. as

applied to claim 17 above, and further in view of Chao (US Patent No. 7,099,972).

As noted above, Greeff discloses a system for accessing a plurality of devices using a single bus,

comprising:

• a first device (Fig. 1+, item 24);

• a second device (Fig. 1+, item 26);

• a shared bus, coupled to the first device (Fig. 1+, item 28a);

• a bus isolator (Fig. 2, item 39), coupled to the shared bus and the second device for

isolating the second device from the shared bus or connecting the second device to the

shared bus ([0036]); and

• a control apparatus (Fig. 1+, item 31) coupled to the shared bus so that the bus isolator

isolates the second device from the shared bus when the control apparatus needs to access

the first device and the bus isolator connects the second device with the shared bus when

the control apparatus needs to access the second device, wherein the bus isolator is

controlled by the control apparatus to isolate the first device and the second device from

the shared bus in consideration of signaling demand for data transmission to prevent any

data error resulting from a mutual interference of the signal transmission between the first

device and the second device ([0036; 0040-0044]; Likewise Greeff discloses the ability to use isolation devices to completely isolate all devices not required for communication (see figures 12-15 and 17 where bus isolator isolate the components of a first/second device from the bus simply connect the bus segments to create a true point-to-point bus [0062-0069]).

While Greeff discloses a system and method for eliminating bus reflections and improving data rates they do not disclose a means for arbitrating for requests of data transfers among competing resources.

Chao discloses a system and method for arbitrating access to a system resource (i.e. the shared bus of Greeff) such that requests for transfer from devices with lower demand are granted first (col. 2, Il. 18-41). By granting access to the shared bus based on lower demand idle time between requests is substantially reduce (col. 1, Il. 52-58).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to connect the bus device with the lowest demand, as per the teachings of Chao, prior to connecting (granting) the device with the higher demand such that idle times between requests is reduced. Reducing idle time increases data rate thus providing a greater improvement to the system of Greeff which also increases data rate.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan M. Stiglic whose telephone number is 571.272.3641. The examiner can normally be reached on Monday - Friday (6:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571.272.3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

RMS

SUPERMSORY PATENT EXAMINER
TECHNOLOGY CENTER 2100